To further extend the ultimate physics reach of the experiments at the Large Hadron Collider (LHC), a series of accelerator and experimental upgrades are planned in 2014 (phase 0), 2017 (phase 1) and 2022 (phase 2). The phase 2 machine upgrade, called the High Luminosity-LHC (HL-LHC), is foreseen to increase the instantaneous luminosity by a factor ten with a total integrated luminosity of 3000 fb −1 . The ATLAS experiment plans to build a new all-silicon tracker for HL-LHC operation which can cope with the predicted high particle rates and intense radiation doses.
Introduction
The upgrade to the Large Hadron Collider(LHC), known as the High Luminosity-LHC or HL-LHC [1] , with to up to ten times higher instantaneous luminosity and a targeted integrated luminosity of 3000 fb −1 poses challenges that require a complete replacement of the ATLAS inner detector [2] with an all-silicon upgrade. A r-z view of the preliminary layout is shown in fig. 1 . The higher occupancies require finer segmentation for efficient tracking; the increased particle fluence requires increased radiation tolerance; and the larger area (∼ 200 m 2 ) puts a premium on reducing costs per unit area. As of now, the tracker will consist of a 4 layer pixel detector surrounded by a 5 layer micro-strip detector in the barrel, with six pixel and five strip disks in each end cap. This paper focuses on the strip portion of the HL-LHC tracker upgrade. The development and characterization of n-in-p FZ silicon sensor before and after irradiation will be shown. Prototypes of hybrids, modules, and larger integration structures for the strip region will also be described. Fig. 1 . Left: Projected layout of the upgrade inner detector of ATLAS for the HL-LHC: pixel detector (green), barrel short strips (blue), barrel long strips (red), strip end cap (purple). Right: 1MeV n eq cm −2 fluence estimated for the upgrade inner tracker for a total integrate luminosity of 3000 fb −1
Radiation Environment
The damage to the silicon crystal lattice produced by interaction with energetic hadrons (denoted nonionizing energy loss, NIEL) changes several electrical properties of the devices. The defects predominately act as acceptors which decrease the collected charge, increase the full depletion voltage and increase the reverse current of the silicon sensors. The NIEL scaling hypothesis assumes the number of defects introduced is proportional to the energy imparted by a collision, which allows for the radiation damage from different particle types and momenta to be normalized to each other, normally chosen to be the equivalent number of 1 MeV neutrons per square centimeter (n eq cm −2 ). The radiation background of the HL-LHC silicon tracker has been simulated using Phojet [3] Monte Carlos as the proton-proton event generator and Fluka [4] to propagate the generated particles through the detector description, which includes support structures and services. Fig. 1 shows the predicted 1 MeV n eq cm −2 fluence map for a total integrated luminosity of 3000 fb −1 . A total systematic uncertainty of 50% on the prediction is assumed due to the uncertainties of the proton-proton inelastic cross-section, of the silicon NIEL scaling factors and in the detector material desciption. The highest predicted fluence, including a 2 times safety factor, for the long and short strip barrel regions are 5.6 × 10 14 n eq cm −2 and 1.2 × 10 15 n eq cm −2 , respectively. For the short strips, 12% of the n eq cm −2 is from protons, 27% is from charged pions and 61% is from neutrons. As protons, charged pions, and neutrons all generate a significant fraction of the predicted fluence, radiation damage studies of the silicon sensors have to be performed with all three sources. More details of the fluence predictions can be found at [5] .
ATLAS07 n-in-p Silicon Strip Detectors
The radiation hardness of planar silicon sensors with segmented n + -implant readout has been demonstrated extensively [6] , with the current inner-layers of all LHC experiments [7, 8, 9] utilizing n-bulk float zone (n-in-n FZ) technology. After 1 × 10 15 n eq cm −2 , p-bulk FZ silicon has been shown to have the same radiation hardness as n-in-n FZ devices [10, 11] . The n-in-p FZ technology has a number of advantages relative to n-in-n FZ technology: it always depletes from the segmented side; it is a single-sided production process with more foundries and available capacity world-wide; it can be ∼ 50% cheaper than n-in-n FZ devices; and it is easier to handle and test due to the lack of a patterned back-side implant. This technology has been chosen for the micro-strip silicon sensors for ATLAS HL-LHC upgrade.
In collaboration of Hamamatsu Photonic, Ltd. (Japan), ATLAS has developed 9.75 × 9.75 cm 2 sensors suitable for the short strip regions of the barrel, using the maximal area of 6 inch silicon wafers. The devices are 310 μm thick, and are divided into four 2.39 cm long segments (2 axial and 2 stereo with a 40 mrad angle). Each segment has 1280 strips with a pitch of 74.5 μm between strips. The full wafer has 24 miniature (1 × 1 cm 2 ) sensors surrounding the main sensor which can be utilized in study of the evolution of the silicon properties with radiation. The miniature detectors have 104 strips with a length of 8 mm. Further details of the sensor design can be found in [12] .
Full-size sensor evaluation
19 full-size ATLAS07 n-in-p FZ sensors have been thoroughly evaluated within the collaboration [13] . 
Results from irradiated miniature sensors
An extensive program of ATLAS07 miniature sensors irradiations with neutron, pion and proton sources up to and beyond the expected HL-LHC strip tracker fluences has been undertaken. A large number of irradiation facilities have been utilized to cover the expected particle sources during the experiment: 26 MeV/c protons from the Compact Cyclotron at Karlsruhe, Germany [14] ; 70 MeV/c protons from the Cyclotron Radio Isotope Centre (CYRIC) at Tohoku University, Japan [15] ; 280 MeV/c charged pions at the PiE-1 beamline of the proton accelerator at the Paul Scherrer Institut in Villigen, Switzerland [16] ; and reactor neutrons from the TRIGA reactor in Ljubljana, Slovenia [17] . The measurements determined the evolution of the sensor properties as a function of particle fluence due to bulk (depletion voltage, leakage current, and collected charge) [18] and surface damage effects (interstrip resistance, interstrip capacitance and punchthrough protection voltage) [19, 20] .
The signal over noise (S/N) ratio is an effective measure of the detector performance (track efficiency, purity, noise occupancy) after irradiation. As the noise of the ATLAS strip upgrade can be estimated well during its design, the collected charge measurements after HL-LHC fluences are of particular interest for predicting the tracker's performance at the end of lifetime. The collected charge was measured throughout the collaboration using radioactive 90 Sr beta-sources and, for the most part, analogue readout electronics running at LHC speeds. Fig. 2 shows the collected charge as a function of bias voltage after 70 MeV/c proton, 280 MeV/c pion and reactor neutron irradiations to ∼ 1.2 × 10 15 n eq cm −2 , which is the highest expected fluence, including a two times safety factor, for the innermost strip barrel sensor. The collected charge measurements after neutron irradiations are shown without annealing; whereas, for the measurements after 280 MeV/c pion and 70 MeV/c proton irradiations, the devices have been annealed for 80 minutes at 60
• C. As the estimated noise for the innermost strip barrel module at the end of lifetime is 610 e − [5] , a signal-to-noise at the expected operating bias voltages of 500 V is roughly 15 with no annealing, which could be enhanced with annealing to approximately 20. This level of signal-to-noise is sufficient for high signal efficiency and low noise occupancy. Fig. 2 also shows a summary of all charge collection measurements made with ATLAS07 miniature sensors at 500 V as a function of fluence. For devices that were temperature annealed, the collected charge is corrected back to an pre-annealed state using factors derived from [21] . The collected charge for all irradiation sources after the NIEL corrections are consistent within the uncertainties on the fluence and collected charge. 
Baseline Integration Concepts: Stave and Petals
The baseline concepts for the integration of sensors, readout electronics, cooling and support structures are staves [22] and petals for the strip barrel and endcap regions, respectively. The biggest differences between the two concepts (shown in fig. 3 ) is shape, with the staves being rectangular and the petals being trapezoidal. In both cases, single-sided modules are glued directly to two sides of a central core which have electrical bus cables laminated to their faces. The core consists of a Titanium cooling tube sandwiched between two carbon fiber facings, spaced with either carbon honeycomb or foam. Modules are constructed by directly gluing kapton flex hybrids, which holds the readout ASICs, to silicon sensors with electronicsgrade epoxy. The resulting structures are highly integrated with short cooling paths between the ASICs, the sensors, and the cooling pipes. For staves, 12 modules are glued to a side with one side having axial strips and the other side small angle stereo. For the petals, there are six different rings of modules with a total of nine different module types. The two sides will be identical with small angle stereo built into the sensors resulting in a u-v topology.
The production readout ASIC (ABCN130) is planned to have 256 channels using 130 nm CMOS technology. Until those ASICs are available, prototyping of staves and petals is progressing using a 128 channel, 0.25 μm CMOS ASIC (ABCN25) [23] . The 130 nm technology has a large power benefit relative to the 0.25 μm technology, with the current prototype 0.25 μm ASICs predicted to generate four times the heat than the final 130 nm ASICs.
Stave hybrids
Stave hybrids [24] are designed to have the minimum amount of material. Wire bonds instead of connectors are used to make the electrical connections to the service bus tape; the hybrids use a kapton flex technology with no laminated stiffener. A large number of hybrids (∼ 20000) will have to be assembled, bonded, and tested in the approximately three year long assembly period, so low cost, industrialized production is important. These requirements have lead to a panelized design of the hybrids as shown in fig. 4 . Using the ABCN25, each hybrid for the short strip barrel has two columns of 10 ASICs; the final hybrid will have one column of 10 ASICs.
The 5 metal-layer hybrids use conservative design rules (100 μm track and gap, blind vias with 375 μm lands with 150 μm drill, and 50 μm dielectrics) in order to have high yields at low prices with more than one large volume foundry available. 8 hybrids are currently being made in A4-sized panels by Stevenage Circuits, Ltd. (United Kingdom). The flex is selectively laminated to a FR4 carrier which acts as a temporary substrate during assembly, wire bonding and testing. The carrier allows for the machine placement and solder re-flow of passive components. The last 60 stave hybrids have had the passive components assembled at Hawk Electronics, Ltd (United Kingdom) using these techniques with only 1 hybrid failing quality control due to a solder splash on a wire bonding pad. More than 70 hybrids have had readout ASICS attached and bonded with no failures.
The hybrid area and associated material will be greatly reduced with the 130 nm CMOS ASIC set as the number of ASICs half and their size shrinks. With the final ASIC set (ABCN130, powering ASIC and Hybrid Controller Chip (HCC)), all the hybrids in a panel can be tested at once with only one data I/O and one power connection, furthering the industrialization capacity of hybrid production and testing. 
Stave modules
Using the ABCN25 readout ASIC, a stave module [25] consists of two 20-ASIC hybrids directly glued onto the sensor's surface. As shown in fig. 4 , the stave modules are tested in a PCB frames which provides the traces and connections between the hybrids, DAQ system, and power supplies. The PCB frames provide a cheap, flexible test bed for the different powering (serial powering [26] and DC-DC converters [27] ), shielding and grounding configurations under consideration. Using these frames, the noise using parallel powering, serial powering, and DC-DC converters has been shown to be the same [28] . Over 25 modules have been assembled, bonded, and tested with no failures.
Stavelet results
To test the effects of the different powering scheme in a multi-module environment, stavelets have been designed and constructed. Stavelets are effectively one-third length staves with four stave modules per side. In order to evaluate the different powering options, one edge of the bus tapes has been widened to provide space to attach small PCBs which hold discrete powering components or custom powering ASICs, when available. The other edge is also widened to provide space for the Buffer Control Control (BCC) custom ASIC which replaces the final HCC. It provides AC-coupled LVDS clock and command and generates a 80 MHz data clock from a 40 MHz common LVDS clock. Figure 5 shows the first stavelet produced, which utilizes serial powering. A power protection board (PPB) [29] is used to provide automated over-voltage protection and slow-control hybrid bypassing of the serial power chain. The first results [28] are really promising with the noise of all modules within 20 e − of their tests prior to mounting. A stavelet utilizing DC-DC converters on a parallel power bus is under construction. In the alternative super-module integration concept for the barrel region, the modules are double-sided as in the current ATLAS SCT [30] . Each module [31] consists of two silicon sensors cooled by a central core of thermal pyrolytic graphite (TPG) and 4 hybrids, holding 20 readout ASICs each, which are bridged onto aluminum-nitride (AlN) facings. The 4 metal-layer kapton hybrids [32] , produced by Taiyo Industrial Co., Ltd. (Japan), are laminated onto carbon-carbon base boards which provides the stiffness needed to bridge the silicon sensors and acts as the cooling path for hybrid. Over 50 hybrids and 9 modules have been successfully assembled and tested with no failures.
A supermodule consists of 12 double-sided modules held in a carbon fiber support frame with an integrated Titanium cooling pipe and electrical bus tapes which provide power, clock, command and data readout. Modules are staggered in radius in order to allow overlapping coverage in z. A super-module demonstrator has been constructed in order to test module-module noise interference with the correct relative spacings of the modules. As shown in fig. 6 , it consists of 4 double-sided modules using water-glycol cooling and separate powering, clock, command and data readout provided by custom PCBs. The module noise performance was shown to be unchanged relative to individual module tests [33] . Currently, a larger 8 module demonstrator closer to a final envisioned system is being assembled. This prototype utilizes DC-DC converters in a multi-drop configuration to provide power to the readout ASIC and common LDVS buses for clock and command.
Module Irradiation Results
A "half-electrical" double-sided module and two single-sided stave modules have been irradiated with 24 GeV/c protons at the CERN-PS Irrad7 facility [34] to determine the modules' radiation tolerance. In order to reach the desired fluence in a reasonable time, the modules were inclined steeply relative to the beam axis as shown in fig. 7 . During the irradiation, the sensors were biased to 100 V and the readout ASICs were powered and clocked. The fluence achieved for the double-sided module and the two singlesided modules was ∼ 0.5 × 10 15 n eq cm −2 and ∼ 2 × 10 15 n eq cm −2 , respectively. The fluence to which the single-sided module were irradiated greatly exceeds the maximum estimated fluence for the innermost barrel strip layer.
After irradiation, the sensor leakage currents of the double-sided and single-sided modules were measured up to 500 V bias without the readout ASICs powered. The leakage currents were consistent with expectations for the given fluence and sensor temperatures. Fig. 7 shows the measured noise for two columns of 10 chips before and after irradiation of a stave module at 200 V detector bias. The observed noise increase after irradiation is consistent with shot noise expectations (55e − ) for the measured reverse current and the ASIC's shaping time. 
Conclusions
Much progress has been made prototyping the strip region of the HL-LHC upgrade for the ATLAS experiment. Highly segmented, full-size n-in-p FZ silicon sensors have been produced within specification by Hamamatsu Photonics which can cope with the high track multiplicity and extreme fluences at the HL-LHC. Irradiations of miniature silicon devices have demonstrated that the n-in-p FZ sensors are sufficiently radiation tolerant for the expected fluences. Prototyping of stave, petal and supermodule integration concepts have progressed well with multiple single and double-sided modules produced. Preliminary studies with serial powering and DC-DC converters have shown acceptable noise performance. Modules have been irradiated with 24 GeV/c proton to fluences beyond those expected and have been shown to be still functional.
